Verilog programming in plain view

Basic Features of Verilog

Design Levels of Abstraction

  • Modeling Overview (pdf)
  • Gate-Level Modeling (pdf)
  • Dataflow Modeling (pdf)
  • Behavioral Modeling (pdf)

Simulation Timing

  • Timing Model (pdf)
  • Assignments and Delays (pdf)
  • Blocking & NonBlocking Assignments
  • Assignments With Delays



go to [ Electrical_&_Computer_Engineering_Studies ]

This article is issued from Wikiversity. The text is available under Creative Commons Attribution-Share Alike 4.0 unless otherwise noted. Additional terms may apply for the media files.